| /* |
| * Copyright (C) 2011 Samsung Electronics Co.Ltd |
| * Authors: |
| * Seung-Woo Kim <sw0312.kim@samsung.com> |
| * Inki Dae <inki.dae@samsung.com> |
| * Joonyoung Shim <jy0922.shim@samsung.com> |
| * |
| * Based on drivers/media/video/s5p-tv/hdmi_drv.c |
| * |
| * This program is free software; you can redistribute it and/or modify it |
| * under the terms of the GNU General Public License as published by the |
| * Free Software Foundation; either version 2 of the License, or (at your |
| * option) any later version. |
| * |
| */ |
| |
| #include "drmP.h" |
| #include "drm_edid.h" |
| #include "drm_crtc_helper.h" |
| |
| #include "regs-hdmi.h" |
| |
| #include <linux/kernel.h> |
| #include <linux/spinlock.h> |
| #include <linux/wait.h> |
| #include <linux/i2c.h> |
| #include <linux/module.h> |
| #include <linux/platform_device.h> |
| #include <linux/interrupt.h> |
| #include <linux/irq.h> |
| #include <linux/delay.h> |
| #include <linux/pm_runtime.h> |
| #include <linux/clk.h> |
| #include <linux/regulator/consumer.h> |
| |
| #include <drm/exynos_drm.h> |
| |
| #include "exynos_drm_drv.h" |
| #include "exynos_drm_hdmi.h" |
| |
| #include "exynos_hdmi.h" |
| |
| #define HDMI_OVERLAY_NUMBER 3 |
| #define get_hdmi_context(dev) platform_get_drvdata(to_platform_device(dev)) |
| |
| static const u8 hdmiphy_conf27[32] = { |
| 0x01, 0x05, 0x00, 0xD8, 0x10, 0x1C, 0x30, 0x40, |
| 0x6B, 0x10, 0x02, 0x51, 0xDF, 0xF2, 0x54, 0x87, |
| 0x84, 0x00, 0x30, 0x38, 0x00, 0x08, 0x10, 0xE0, |
| 0x22, 0x40, 0xE3, 0x26, 0x00, 0x00, 0x00, 0x00, |
| }; |
| |
| static const u8 hdmiphy_conf27_027[32] = { |
| 0x01, 0x05, 0x00, 0xD4, 0x10, 0x9C, 0x09, 0x64, |
| 0x6B, 0x10, 0x02, 0x51, 0xDF, 0xF2, 0x54, 0x87, |
| 0x84, 0x00, 0x30, 0x38, 0x00, 0x08, 0x10, 0xE0, |
| 0x22, 0x40, 0xE3, 0x26, 0x00, 0x00, 0x00, 0x00, |
| }; |
| |
| static const u8 hdmiphy_conf74_175[32] = { |
| 0x01, 0x05, 0x00, 0xD8, 0x10, 0x9C, 0xef, 0x5B, |
| 0x6D, 0x10, 0x01, 0x51, 0xef, 0xF3, 0x54, 0xb9, |
| 0x84, 0x00, 0x30, 0x38, 0x00, 0x08, 0x10, 0xE0, |
| 0x22, 0x40, 0xa5, 0x26, 0x01, 0x00, 0x00, 0x00, |
| }; |
| |
| static const u8 hdmiphy_conf74_25[32] = { |
| 0x01, 0x05, 0x00, 0xd8, 0x10, 0x9c, 0xf8, 0x40, |
| 0x6a, 0x10, 0x01, 0x51, 0xff, 0xf1, 0x54, 0xba, |
| 0x84, 0x00, 0x10, 0x38, 0x00, 0x08, 0x10, 0xe0, |
| 0x22, 0x40, 0xa4, 0x26, 0x01, 0x00, 0x00, 0x00, |
| }; |
| |
| static const u8 hdmiphy_conf148_5[32] = { |
| 0x01, 0x05, 0x00, 0xD8, 0x10, 0x9C, 0xf8, 0x40, |
| 0x6A, 0x18, 0x00, 0x51, 0xff, 0xF1, 0x54, 0xba, |
| 0x84, 0x00, 0x10, 0x38, 0x00, 0x08, 0x10, 0xE0, |
| 0x22, 0x40, 0xa4, 0x26, 0x02, 0x00, 0x00, 0x00, |
| }; |
| |
| struct hdmi_tg_regs { |
| u8 cmd; |
| u8 h_fsz_l; |
| u8 h_fsz_h; |
| u8 hact_st_l; |
| u8 hact_st_h; |
| u8 hact_sz_l; |
| u8 hact_sz_h; |
| u8 v_fsz_l; |
| u8 v_fsz_h; |
| u8 vsync_l; |
| u8 vsync_h; |
| u8 vsync2_l; |
| u8 vsync2_h; |
| u8 vact_st_l; |
| u8 vact_st_h; |
| u8 vact_sz_l; |
| u8 vact_sz_h; |
| u8 field_chg_l; |
| u8 field_chg_h; |
| u8 vact_st2_l; |
| u8 vact_st2_h; |
| u8 vsync_top_hdmi_l; |
| u8 vsync_top_hdmi_h; |
| u8 vsync_bot_hdmi_l; |
| u8 vsync_bot_hdmi_h; |
| u8 field_top_hdmi_l; |
| u8 field_top_hdmi_h; |
| u8 field_bot_hdmi_l; |
| u8 field_bot_hdmi_h; |
| }; |
| |
| struct hdmi_core_regs { |
| u8 h_blank[2]; |
| u8 v_blank[3]; |
| u8 h_v_line[3]; |
| u8 vsync_pol[1]; |
| u8 int_pro_mode[1]; |
| u8 v_blank_f[3]; |
| u8 h_sync_gen[3]; |
| u8 v_sync_gen1[3]; |
| u8 v_sync_gen2[3]; |
| u8 v_sync_gen3[3]; |
| }; |
| |
| struct hdmi_preset_conf { |
| struct hdmi_core_regs core; |
| struct hdmi_tg_regs tg; |
| }; |
| |
| static const struct hdmi_preset_conf hdmi_conf_480p = { |
| .core = { |
| .h_blank = {0x8a, 0x00}, |
| .v_blank = {0x0d, 0x6a, 0x01}, |
| .h_v_line = {0x0d, 0xa2, 0x35}, |
| .vsync_pol = {0x01}, |
| .int_pro_mode = {0x00}, |
| .v_blank_f = {0x00, 0x00, 0x00}, |
| .h_sync_gen = {0x0e, 0x30, 0x11}, |
| .v_sync_gen1 = {0x0f, 0x90, 0x00}, |
| /* other don't care */ |
| }, |
| .tg = { |
| 0x00, /* cmd */ |
| 0x5a, 0x03, /* h_fsz */ |
| 0x8a, 0x00, 0xd0, 0x02, /* hact */ |
| 0x0d, 0x02, /* v_fsz */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync */ |
| 0x2d, 0x00, 0xe0, 0x01, /* vact */ |
| 0x33, 0x02, /* field_chg */ |
| 0x49, 0x02, /* vact_st2 */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync top/bot */ |
| 0x01, 0x00, 0x33, 0x02, /* field top/bot */ |
| }, |
| }; |
| |
| static const struct hdmi_preset_conf hdmi_conf_720p60 = { |
| .core = { |
| .h_blank = {0x72, 0x01}, |
| .v_blank = {0xee, 0xf2, 0x00}, |
| .h_v_line = {0xee, 0x22, 0x67}, |
| .vsync_pol = {0x00}, |
| .int_pro_mode = {0x00}, |
| .v_blank_f = {0x00, 0x00, 0x00}, /* don't care */ |
| .h_sync_gen = {0x6c, 0x50, 0x02}, |
| .v_sync_gen1 = {0x0a, 0x50, 0x00}, |
| .v_sync_gen2 = {0x01, 0x10, 0x00}, |
| .v_sync_gen3 = {0x01, 0x10, 0x00}, |
| /* other don't care */ |
| }, |
| .tg = { |
| 0x00, /* cmd */ |
| 0x72, 0x06, /* h_fsz */ |
| 0x71, 0x01, 0x01, 0x05, /* hact */ |
| 0xee, 0x02, /* v_fsz */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync */ |
| 0x1e, 0x00, 0xd0, 0x02, /* vact */ |
| 0x33, 0x02, /* field_chg */ |
| 0x49, 0x02, /* vact_st2 */ |
| 0x01, 0x00, 0x01, 0x00, /* vsync top/bot */ |
| 0x01, 0x00, 0x33, 0x02, /* field top/bot */ |
| }, |
| }; |
| |
| static const struct hdmi_preset_conf hdmi_conf_1080i50 = { |
| .core = { |
| .h_blank = {0xd0, 0x02}, |
| .v_blank = {0x32, 0xB2, 0x00}, |
| .h_v_line = {0x65, 0x04, 0xa5}, |
| .vsync_pol = {0x00}, |
| .int_pro_mode = {0x01}, |
| .v_blank_f = {0x49, 0x2A, 0x23}, |
| .h_sync_gen = {0x0E, 0xEA, 0x08}, |
| .v_sync_gen1 = {0x07, 0x20, 0x00}, |
| .v_sync_gen2 = {0x39, 0x42, 0x23}, |
| .v_sync_gen3 = {0x38, 0x87, 0x73}, |
| /* other don't care */ |
| }, |
| .tg = { |
| 0x00, /* cmd */ |
| 0x50, 0x0A, /* h_fsz */ |
| 0xCF, 0x02, 0x81, 0x07, /* hact */ |
| 0x65, 0x04, /* v_fsz */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync */ |
| 0x16, 0x00, 0x1c, 0x02, /* vact */ |
| 0x33, 0x02, /* field_chg */ |
| 0x49, 0x02, /* vact_st2 */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync top/bot */ |
| 0x01, 0x00, 0x33, 0x02, /* field top/bot */ |
| }, |
| }; |
| |
| static const struct hdmi_preset_conf hdmi_conf_1080p50 = { |
| .core = { |
| .h_blank = {0xd0, 0x02}, |
| .v_blank = {0x65, 0x6c, 0x01}, |
| .h_v_line = {0x65, 0x04, 0xa5}, |
| .vsync_pol = {0x00}, |
| .int_pro_mode = {0x00}, |
| .v_blank_f = {0x00, 0x00, 0x00}, /* don't care */ |
| .h_sync_gen = {0x0e, 0xea, 0x08}, |
| .v_sync_gen1 = {0x09, 0x40, 0x00}, |
| .v_sync_gen2 = {0x01, 0x10, 0x00}, |
| .v_sync_gen3 = {0x01, 0x10, 0x00}, |
| /* other don't care */ |
| }, |
| .tg = { |
| 0x00, /* cmd */ |
| 0x50, 0x0A, /* h_fsz */ |
| 0xCF, 0x02, 0x81, 0x07, /* hact */ |
| 0x65, 0x04, /* v_fsz */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync */ |
| 0x2d, 0x00, 0x38, 0x04, /* vact */ |
| 0x33, 0x02, /* field_chg */ |
| 0x48, 0x02, /* vact_st2 */ |
| 0x01, 0x00, 0x01, 0x00, /* vsync top/bot */ |
| 0x01, 0x00, 0x33, 0x02, /* field top/bot */ |
| }, |
| }; |
| |
| static const struct hdmi_preset_conf hdmi_conf_1080i60 = { |
| .core = { |
| .h_blank = {0x18, 0x01}, |
| .v_blank = {0x32, 0xB2, 0x00}, |
| .h_v_line = {0x65, 0x84, 0x89}, |
| .vsync_pol = {0x00}, |
| .int_pro_mode = {0x01}, |
| .v_blank_f = {0x49, 0x2A, 0x23}, |
| .h_sync_gen = {0x56, 0x08, 0x02}, |
| .v_sync_gen1 = {0x07, 0x20, 0x00}, |
| .v_sync_gen2 = {0x39, 0x42, 0x23}, |
| .v_sync_gen3 = {0xa4, 0x44, 0x4a}, |
| /* other don't care */ |
| }, |
| .tg = { |
| 0x00, /* cmd */ |
| 0x98, 0x08, /* h_fsz */ |
| 0x17, 0x01, 0x81, 0x07, /* hact */ |
| 0x65, 0x04, /* v_fsz */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync */ |
| 0x16, 0x00, 0x1c, 0x02, /* vact */ |
| 0x33, 0x02, /* field_chg */ |
| 0x49, 0x02, /* vact_st2 */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync top/bot */ |
| 0x01, 0x00, 0x33, 0x02, /* field top/bot */ |
| }, |
| }; |
| |
| static const struct hdmi_preset_conf hdmi_conf_1080p60 = { |
| .core = { |
| .h_blank = {0x18, 0x01}, |
| .v_blank = {0x65, 0x6c, 0x01}, |
| .h_v_line = {0x65, 0x84, 0x89}, |
| .vsync_pol = {0x00}, |
| .int_pro_mode = {0x00}, |
| .v_blank_f = {0x00, 0x00, 0x00}, /* don't care */ |
| .h_sync_gen = {0x56, 0x08, 0x02}, |
| .v_sync_gen1 = {0x09, 0x40, 0x00}, |
| .v_sync_gen2 = {0x01, 0x10, 0x00}, |
| .v_sync_gen3 = {0x01, 0x10, 0x00}, |
| /* other don't care */ |
| }, |
| .tg = { |
| 0x00, /* cmd */ |
| 0x98, 0x08, /* h_fsz */ |
| 0x17, 0x01, 0x81, 0x07, /* hact */ |
| 0x65, 0x04, /* v_fsz */ |
| 0x01, 0x00, 0x33, 0x02, /* vsync */ |
| 0x2d, 0x00, 0x38, 0x04, /* vact */ |
| 0x33, 0x02, /* field_chg */ |
| 0x48, 0x02, /* vact_st2 */ |
| 0x01, 0x00, 0x01, 0x00, /* vsync top/bot */ |
| 0x01, 0x00, 0x33, 0x02, /* field top/bot */ |
| }, |
| }; |
| |
| static const struct hdmi_conf hdmi_confs[] = { |
| { 1280, 720, 60, false, hdmiphy_conf74_25, &hdmi_conf_720p60 }, |
| { 1280, 720, 50, false, hdmiphy_conf74_25, &hdmi_conf_720p60 }, |
| { 720, 480, 60, false, hdmiphy_conf27_027, &hdmi_conf_480p }, |
| { 1920, 1080, 50, true, hdmiphy_conf74_25, &hdmi_conf_1080i50 }, |
| { 1920, 1080, 50, false, hdmiphy_conf148_5, &hdmi_conf_1080p50 }, |
| { 1920, 1080, 60, true, hdmiphy_conf74_25, &hdmi_conf_1080i60 }, |
| { 1920, 1080, 60, false, hdmiphy_conf148_5, &hdmi_conf_1080p60 }, |
| }; |
| |
| |
| static inline u32 hdmi_reg_read(struct hdmi_context *hdata, u32 reg_id) |
| { |
| return readl(hdata->regs + reg_id); |
| } |
| |
| static inline void hdmi_reg_writeb(struct hdmi_context *hdata, |
| u32 reg_id, u8 value) |
| { |
| writeb(value, hdata->regs + reg_id); |
| } |
| |
| static inline void hdmi_reg_writemask(struct hdmi_context *hdata, |
| u32 reg_id, u32 value, u32 mask) |
| { |
| u32 old = readl(hdata->regs + reg_id); |
| value = (value & mask) | (old & ~mask); |
| writel(value, hdata->regs + reg_id); |
| } |
| |
| static void hdmi_regs_dump(struct hdmi_context *hdata, char *prefix) |
| { |
| #define DUMPREG(reg_id) \ |
| DRM_DEBUG_KMS("%s:" #reg_id " = %08x\n", prefix, \ |
| readl(hdata->regs + reg_id)) |
| DRM_DEBUG_KMS("%s: ---- CONTROL REGISTERS ----\n", prefix); |
| DUMPREG(HDMI_INTC_FLAG); |
| DUMPREG(HDMI_INTC_CON); |
| DUMPREG(HDMI_HPD_STATUS); |
| DUMPREG(HDMI_PHY_RSTOUT); |
| DUMPREG(HDMI_PHY_VPLL); |
| DUMPREG(HDMI_PHY_CMU); |
| DUMPREG(HDMI_CORE_RSTOUT); |
| |
| DRM_DEBUG_KMS("%s: ---- CORE REGISTERS ----\n", prefix); |
| DUMPREG(HDMI_CON_0); |
| DUMPREG(HDMI_CON_1); |
| DUMPREG(HDMI_CON_2); |
| DUMPREG(HDMI_SYS_STATUS); |
| DUMPREG(HDMI_PHY_STATUS); |
| DUMPREG(HDMI_STATUS_EN); |
| DUMPREG(HDMI_HPD); |
| DUMPREG(HDMI_MODE_SEL); |
| DUMPREG(HDMI_HPD_GEN); |
| DUMPREG(HDMI_DC_CONTROL); |
| DUMPREG(HDMI_VIDEO_PATTERN_GEN); |
| |
| DRM_DEBUG_KMS("%s: ---- CORE SYNC REGISTERS ----\n", prefix); |
| DUMPREG(HDMI_H_BLANK_0); |
| DUMPREG(HDMI_H_BLANK_1); |
| DUMPREG(HDMI_V_BLANK_0); |
| DUMPREG(HDMI_V_BLANK_1); |
| DUMPREG(HDMI_V_BLANK_2); |
| DUMPREG(HDMI_H_V_LINE_0); |
| DUMPREG(HDMI_H_V_LINE_1); |
| DUMPREG(HDMI_H_V_LINE_2); |
| DUMPREG(HDMI_VSYNC_POL); |
| DUMPREG(HDMI_INT_PRO_MODE); |
| DUMPREG(HDMI_V_BLANK_F_0); |
| DUMPREG(HDMI_V_BLANK_F_1); |
| DUMPREG(HDMI_V_BLANK_F_2); |
| DUMPREG(HDMI_H_SYNC_GEN_0); |
| DUMPREG(HDMI_H_SYNC_GEN_1); |
| DUMPREG(HDMI_H_SYNC_GEN_2); |
| DUMPREG(HDMI_V_SYNC_GEN_1_0); |
| DUMPREG(HDMI_V_SYNC_GEN_1_1); |
| DUMPREG(HDMI_V_SYNC_GEN_1_2); |
| DUMPREG(HDMI_V_SYNC_GEN_2_0); |
| DUMPREG(HDMI_V_SYNC_GEN_2_1); |
| DUMPREG(HDMI_V_SYNC_GEN_2_2); |
| DUMPREG(HDMI_V_SYNC_GEN_3_0); |
| DUMPREG(HDMI_V_SYNC_GEN_3_1); |
| DUMPREG(HDMI_V_SYNC_GEN_3_2); |
| |
| DRM_DEBUG_KMS("%s: ---- TG REGISTERS ----\n", prefix); |
| DUMPREG(HDMI_TG_CMD); |
| DUMPREG(HDMI_TG_H_FSZ_L); |
| DUMPREG(HDMI_TG_H_FSZ_H); |
| DUMPREG(HDMI_TG_HACT_ST_L); |
| DUMPREG(HDMI_TG_HACT_ST_H); |
| DUMPREG(HDMI_TG_HACT_SZ_L); |
| DUMPREG(HDMI_TG_HACT_SZ_H); |
| DUMPREG(HDMI_TG_V_FSZ_L); |
| DUMPREG(HDMI_TG_V_FSZ_H); |
| DUMPREG(HDMI_TG_VSYNC_L); |
| DUMPREG(HDMI_TG_VSYNC_H); |
| DUMPREG(HDMI_TG_VSYNC2_L); |
| DUMPREG(HDMI_TG_VSYNC2_H); |
| DUMPREG(HDMI_TG_VACT_ST_L); |
| DUMPREG(HDMI_TG_VACT_ST_H); |
| DUMPREG(HDMI_TG_VACT_SZ_L); |
| DUMPREG(HDMI_TG_VACT_SZ_H); |
| DUMPREG(HDMI_TG_FIELD_CHG_L); |
| DUMPREG(HDMI_TG_FIELD_CHG_H); |
| DUMPREG(HDMI_TG_VACT_ST2_L); |
| DUMPREG(HDMI_TG_VACT_ST2_H); |
| DUMPREG(HDMI_TG_VSYNC_TOP_HDMI_L); |
| DUMPREG(HDMI_TG_VSYNC_TOP_HDMI_H); |
| DUMPREG(HDMI_TG_VSYNC_BOT_HDMI_L); |
| DUMPREG(HDMI_TG_VSYNC_BOT_HDMI_H); |
| DUMPREG(HDMI_TG_FIELD_TOP_HDMI_L); |
| DUMPREG(HDMI_TG_FIELD_TOP_HDMI_H); |
| DUMPREG(HDMI_TG_FIELD_BOT_HDMI_L); |
| DUMPREG(HDMI_TG_FIELD_BOT_HDMI_H); |
| #undef DUMPREG |
| } |
| |
| static int hdmi_conf_index(struct drm_display_mode *mode) |
| { |
| int i; |
| |
| for (i = 0; i < ARRAY_SIZE(hdmi_confs); ++i) |
| if (hdmi_confs[i].width == mode->hdisplay && |
| hdmi_confs[i].height == mode->vdisplay && |
| hdmi_confs[i].vrefresh == mode->vrefresh && |
| hdmi_confs[i].interlace == |
| ((mode->flags & DRM_MODE_FLAG_INTERLACE) ? |
| true : false)) |
| return i; |
| |
| return -1; |
| } |
| |
| static bool hdmi_is_connected(void *ctx) |
| { |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx; |
| u32 val = hdmi_reg_read(hdata, HDMI_HPD_STATUS); |
| |
| if (val) |
| return true; |
| |
| return false; |
| } |
| |
| static int hdmi_get_edid(void *ctx, struct drm_connector *connector, |
| u8 *edid, int len) |
| { |
| struct edid *raw_edid; |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| if (!hdata->ddc_port) |
| return -ENODEV; |
| |
| raw_edid = drm_get_edid(connector, hdata->ddc_port->adapter); |
| if (raw_edid) { |
| memcpy(edid, raw_edid, min((1 + raw_edid->extensions) |
| * EDID_LENGTH, len)); |
| DRM_DEBUG_KMS("width[%d] x height[%d]\n", |
| raw_edid->width_cm, raw_edid->height_cm); |
| } else { |
| return -ENODEV; |
| } |
| |
| return 0; |
| } |
| |
| static int hdmi_check_timing(void *ctx, void *timing) |
| { |
| struct fb_videomode *check_timing = timing; |
| int i; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| DRM_DEBUG_KMS("[%d]x[%d] [%d]Hz [%x]\n", check_timing->xres, |
| check_timing->yres, check_timing->refresh, |
| check_timing->vmode); |
| |
| for (i = 0; i < ARRAY_SIZE(hdmi_confs); ++i) |
| if (hdmi_confs[i].width == check_timing->xres && |
| hdmi_confs[i].height == check_timing->yres && |
| hdmi_confs[i].vrefresh == check_timing->refresh && |
| hdmi_confs[i].interlace == |
| ((check_timing->vmode & FB_VMODE_INTERLACED) ? |
| true : false)) |
| return 0; |
| |
| return -EINVAL; |
| } |
| |
| static int hdmi_display_power_on(void *ctx, int mode) |
| { |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| switch (mode) { |
| case DRM_MODE_DPMS_ON: |
| DRM_DEBUG_KMS("hdmi [on]\n"); |
| break; |
| case DRM_MODE_DPMS_STANDBY: |
| break; |
| case DRM_MODE_DPMS_SUSPEND: |
| break; |
| case DRM_MODE_DPMS_OFF: |
| DRM_DEBUG_KMS("hdmi [off]\n"); |
| break; |
| default: |
| break; |
| } |
| |
| return 0; |
| } |
| |
| static struct exynos_hdmi_display_ops display_ops = { |
| .is_connected = hdmi_is_connected, |
| .get_edid = hdmi_get_edid, |
| .check_timing = hdmi_check_timing, |
| .power_on = hdmi_display_power_on, |
| }; |
| |
| static void hdmi_conf_reset(struct hdmi_context *hdata) |
| { |
| /* disable hpd handle for drm */ |
| hdata->hpd_handle = false; |
| |
| /* resetting HDMI core */ |
| hdmi_reg_writemask(hdata, HDMI_CORE_RSTOUT, 0, HDMI_CORE_SW_RSTOUT); |
| mdelay(10); |
| hdmi_reg_writemask(hdata, HDMI_CORE_RSTOUT, ~0, HDMI_CORE_SW_RSTOUT); |
| mdelay(10); |
| |
| /* enable hpd handle for drm */ |
| hdata->hpd_handle = true; |
| } |
| |
| static void hdmi_conf_init(struct hdmi_context *hdata) |
| { |
| /* disable hpd handle for drm */ |
| hdata->hpd_handle = false; |
| |
| /* enable HPD interrupts */ |
| hdmi_reg_writemask(hdata, HDMI_INTC_CON, 0, HDMI_INTC_EN_GLOBAL | |
| HDMI_INTC_EN_HPD_PLUG | HDMI_INTC_EN_HPD_UNPLUG); |
| mdelay(10); |
| hdmi_reg_writemask(hdata, HDMI_INTC_CON, ~0, HDMI_INTC_EN_GLOBAL | |
| HDMI_INTC_EN_HPD_PLUG | HDMI_INTC_EN_HPD_UNPLUG); |
| |
| /* choose HDMI mode */ |
| hdmi_reg_writemask(hdata, HDMI_MODE_SEL, |
| HDMI_MODE_HDMI_EN, HDMI_MODE_MASK); |
| /* disable bluescreen */ |
| hdmi_reg_writemask(hdata, HDMI_CON_0, 0, HDMI_BLUE_SCR_EN); |
| /* choose bluescreen (fecal) color */ |
| hdmi_reg_writeb(hdata, HDMI_BLUE_SCREEN_0, 0x12); |
| hdmi_reg_writeb(hdata, HDMI_BLUE_SCREEN_1, 0x34); |
| hdmi_reg_writeb(hdata, HDMI_BLUE_SCREEN_2, 0x56); |
| /* enable AVI packet every vsync, fixes purple line problem */ |
| hdmi_reg_writeb(hdata, HDMI_AVI_CON, 0x02); |
| /* force RGB, look to CEA-861-D, table 7 for more detail */ |
| hdmi_reg_writeb(hdata, HDMI_AVI_BYTE(0), 0 << 5); |
| hdmi_reg_writemask(hdata, HDMI_CON_1, 0x10 << 5, 0x11 << 5); |
| |
| hdmi_reg_writeb(hdata, HDMI_SPD_CON, 0x02); |
| hdmi_reg_writeb(hdata, HDMI_AUI_CON, 0x02); |
| hdmi_reg_writeb(hdata, HDMI_ACR_CON, 0x04); |
| |
| /* enable hpd handle for drm */ |
| hdata->hpd_handle = true; |
| } |
| |
| static void hdmi_timing_apply(struct hdmi_context *hdata, |
| const struct hdmi_preset_conf *conf) |
| { |
| const struct hdmi_core_regs *core = &conf->core; |
| const struct hdmi_tg_regs *tg = &conf->tg; |
| int tries; |
| |
| /* setting core registers */ |
| hdmi_reg_writeb(hdata, HDMI_H_BLANK_0, core->h_blank[0]); |
| hdmi_reg_writeb(hdata, HDMI_H_BLANK_1, core->h_blank[1]); |
| hdmi_reg_writeb(hdata, HDMI_V_BLANK_0, core->v_blank[0]); |
| hdmi_reg_writeb(hdata, HDMI_V_BLANK_1, core->v_blank[1]); |
| hdmi_reg_writeb(hdata, HDMI_V_BLANK_2, core->v_blank[2]); |
| hdmi_reg_writeb(hdata, HDMI_H_V_LINE_0, core->h_v_line[0]); |
| hdmi_reg_writeb(hdata, HDMI_H_V_LINE_1, core->h_v_line[1]); |
| hdmi_reg_writeb(hdata, HDMI_H_V_LINE_2, core->h_v_line[2]); |
| hdmi_reg_writeb(hdata, HDMI_VSYNC_POL, core->vsync_pol[0]); |
| hdmi_reg_writeb(hdata, HDMI_INT_PRO_MODE, core->int_pro_mode[0]); |
| hdmi_reg_writeb(hdata, HDMI_V_BLANK_F_0, core->v_blank_f[0]); |
| hdmi_reg_writeb(hdata, HDMI_V_BLANK_F_1, core->v_blank_f[1]); |
| hdmi_reg_writeb(hdata, HDMI_V_BLANK_F_2, core->v_blank_f[2]); |
| hdmi_reg_writeb(hdata, HDMI_H_SYNC_GEN_0, core->h_sync_gen[0]); |
| hdmi_reg_writeb(hdata, HDMI_H_SYNC_GEN_1, core->h_sync_gen[1]); |
| hdmi_reg_writeb(hdata, HDMI_H_SYNC_GEN_2, core->h_sync_gen[2]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_1_0, core->v_sync_gen1[0]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_1_1, core->v_sync_gen1[1]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_1_2, core->v_sync_gen1[2]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_2_0, core->v_sync_gen2[0]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_2_1, core->v_sync_gen2[1]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_2_2, core->v_sync_gen2[2]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_3_0, core->v_sync_gen3[0]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_3_1, core->v_sync_gen3[1]); |
| hdmi_reg_writeb(hdata, HDMI_V_SYNC_GEN_3_2, core->v_sync_gen3[2]); |
| /* Timing generator registers */ |
| hdmi_reg_writeb(hdata, HDMI_TG_H_FSZ_L, tg->h_fsz_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_H_FSZ_H, tg->h_fsz_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_HACT_ST_L, tg->hact_st_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_HACT_ST_H, tg->hact_st_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_HACT_SZ_L, tg->hact_sz_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_HACT_SZ_H, tg->hact_sz_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_V_FSZ_L, tg->v_fsz_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_V_FSZ_H, tg->v_fsz_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC_L, tg->vsync_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC_H, tg->vsync_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC2_L, tg->vsync2_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC2_H, tg->vsync2_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VACT_ST_L, tg->vact_st_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VACT_ST_H, tg->vact_st_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VACT_SZ_L, tg->vact_sz_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VACT_SZ_H, tg->vact_sz_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_FIELD_CHG_L, tg->field_chg_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_FIELD_CHG_H, tg->field_chg_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VACT_ST2_L, tg->vact_st2_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VACT_ST2_H, tg->vact_st2_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC_TOP_HDMI_L, tg->vsync_top_hdmi_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC_TOP_HDMI_H, tg->vsync_top_hdmi_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC_BOT_HDMI_L, tg->vsync_bot_hdmi_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_VSYNC_BOT_HDMI_H, tg->vsync_bot_hdmi_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_FIELD_TOP_HDMI_L, tg->field_top_hdmi_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_FIELD_TOP_HDMI_H, tg->field_top_hdmi_h); |
| hdmi_reg_writeb(hdata, HDMI_TG_FIELD_BOT_HDMI_L, tg->field_bot_hdmi_l); |
| hdmi_reg_writeb(hdata, HDMI_TG_FIELD_BOT_HDMI_H, tg->field_bot_hdmi_h); |
| |
| /* waiting for HDMIPHY's PLL to get to steady state */ |
| for (tries = 100; tries; --tries) { |
| u32 val = hdmi_reg_read(hdata, HDMI_PHY_STATUS); |
| if (val & HDMI_PHY_STATUS_READY) |
| break; |
| mdelay(1); |
| } |
| /* steady state not achieved */ |
| if (tries == 0) { |
| DRM_ERROR("hdmiphy's pll could not reach steady state.\n"); |
| hdmi_regs_dump(hdata, "timing apply"); |
| } |
| |
| clk_disable(hdata->res.sclk_hdmi); |
| clk_set_parent(hdata->res.sclk_hdmi, hdata->res.sclk_hdmiphy); |
| clk_enable(hdata->res.sclk_hdmi); |
| |
| /* enable HDMI and timing generator */ |
| hdmi_reg_writemask(hdata, HDMI_CON_0, ~0, HDMI_EN); |
| if (core->int_pro_mode[0]) |
| hdmi_reg_writemask(hdata, HDMI_TG_CMD, ~0, HDMI_TG_EN | |
| HDMI_FIELD_EN); |
| else |
| hdmi_reg_writemask(hdata, HDMI_TG_CMD, ~0, HDMI_TG_EN); |
| } |
| |
| static void hdmiphy_conf_reset(struct hdmi_context *hdata) |
| { |
| u8 buffer[2]; |
| |
| clk_disable(hdata->res.sclk_hdmi); |
| clk_set_parent(hdata->res.sclk_hdmi, hdata->res.sclk_pixel); |
| clk_enable(hdata->res.sclk_hdmi); |
| |
| /* operation mode */ |
| buffer[0] = 0x1f; |
| buffer[1] = 0x00; |
| |
| if (hdata->hdmiphy_port) |
| i2c_master_send(hdata->hdmiphy_port, buffer, 2); |
| |
| /* reset hdmiphy */ |
| hdmi_reg_writemask(hdata, HDMI_PHY_RSTOUT, ~0, HDMI_PHY_SW_RSTOUT); |
| mdelay(10); |
| hdmi_reg_writemask(hdata, HDMI_PHY_RSTOUT, 0, HDMI_PHY_SW_RSTOUT); |
| mdelay(10); |
| } |
| |
| static void hdmiphy_conf_apply(struct hdmi_context *hdata) |
| { |
| u8 buffer[32]; |
| u8 operation[2]; |
| u8 read_buffer[32] = {0, }; |
| int ret; |
| int i; |
| |
| if (!hdata->hdmiphy_port) { |
| DRM_ERROR("hdmiphy is not attached\n"); |
| return; |
| } |
| |
| /* pixel clock */ |
| memcpy(buffer, hdmi_confs[hdata->cur_conf].hdmiphy_data, 32); |
| ret = i2c_master_send(hdata->hdmiphy_port, buffer, 32); |
| if (ret != 32) { |
| DRM_ERROR("failed to configure HDMIPHY via I2C\n"); |
| return; |
| } |
| |
| mdelay(10); |
| |
| /* operation mode */ |
| operation[0] = 0x1f; |
| operation[1] = 0x80; |
| |
| ret = i2c_master_send(hdata->hdmiphy_port, operation, 2); |
| if (ret != 2) { |
| DRM_ERROR("failed to enable hdmiphy\n"); |
| return; |
| } |
| |
| ret = i2c_master_recv(hdata->hdmiphy_port, read_buffer, 32); |
| if (ret < 0) { |
| DRM_ERROR("failed to read hdmiphy config\n"); |
| return; |
| } |
| |
| for (i = 0; i < ret; i++) |
| DRM_DEBUG_KMS("hdmiphy[0x%02x] write[0x%02x] - " |
| "recv [0x%02x]\n", i, buffer[i], read_buffer[i]); |
| } |
| |
| static void hdmi_conf_apply(struct hdmi_context *hdata) |
| { |
| const struct hdmi_preset_conf *conf = |
| hdmi_confs[hdata->cur_conf].conf; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| hdmiphy_conf_reset(hdata); |
| hdmiphy_conf_apply(hdata); |
| |
| hdmi_conf_reset(hdata); |
| hdmi_conf_init(hdata); |
| |
| /* setting core registers */ |
| hdmi_timing_apply(hdata, conf); |
| |
| hdmi_regs_dump(hdata, "start"); |
| } |
| |
| static void hdmi_mode_set(void *ctx, void *mode) |
| { |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx; |
| int conf_idx; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| conf_idx = hdmi_conf_index(mode); |
| if (conf_idx >= 0 && conf_idx < ARRAY_SIZE(hdmi_confs)) |
| hdata->cur_conf = conf_idx; |
| else |
| DRM_DEBUG_KMS("not supported mode\n"); |
| } |
| |
| static void hdmi_commit(void *ctx) |
| { |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| hdmi_conf_apply(hdata); |
| |
| hdata->enabled = true; |
| } |
| |
| static void hdmi_disable(void *ctx) |
| { |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| if (hdata->enabled) { |
| hdmiphy_conf_reset(hdata); |
| hdmi_conf_reset(hdata); |
| } |
| } |
| |
| static struct exynos_hdmi_manager_ops manager_ops = { |
| .mode_set = hdmi_mode_set, |
| .commit = hdmi_commit, |
| .disable = hdmi_disable, |
| }; |
| |
| /* |
| * Handle hotplug events outside the interrupt handler proper. |
| */ |
| static void hdmi_hotplug_func(struct work_struct *work) |
| { |
| struct hdmi_context *hdata = |
| container_of(work, struct hdmi_context, hotplug_work); |
| struct exynos_drm_hdmi_context *ctx = |
| (struct exynos_drm_hdmi_context *)hdata->parent_ctx; |
| |
| drm_helper_hpd_irq_event(ctx->drm_dev); |
| } |
| |
| static irqreturn_t hdmi_irq_handler(int irq, void *arg) |
| { |
| struct exynos_drm_hdmi_context *ctx = arg; |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx->ctx; |
| u32 intc_flag; |
| |
| intc_flag = hdmi_reg_read(hdata, HDMI_INTC_FLAG); |
| /* clearing flags for HPD plug/unplug */ |
| if (intc_flag & HDMI_INTC_FLAG_HPD_UNPLUG) { |
| DRM_DEBUG_KMS("unplugged, handling:%d\n", hdata->hpd_handle); |
| hdmi_reg_writemask(hdata, HDMI_INTC_FLAG, ~0, |
| HDMI_INTC_FLAG_HPD_UNPLUG); |
| } |
| if (intc_flag & HDMI_INTC_FLAG_HPD_PLUG) { |
| DRM_DEBUG_KMS("plugged, handling:%d\n", hdata->hpd_handle); |
| hdmi_reg_writemask(hdata, HDMI_INTC_FLAG, ~0, |
| HDMI_INTC_FLAG_HPD_PLUG); |
| } |
| |
| if (ctx->drm_dev && hdata->hpd_handle) |
| queue_work(hdata->wq, &hdata->hotplug_work); |
| |
| return IRQ_HANDLED; |
| } |
| |
| static int __devinit hdmi_resources_init(struct hdmi_context *hdata) |
| { |
| struct device *dev = hdata->dev; |
| struct hdmi_resources *res = &hdata->res; |
| static char *supply[] = { |
| "hdmi-en", |
| "vdd", |
| "vdd_osc", |
| "vdd_pll", |
| }; |
| int i, ret; |
| |
| DRM_DEBUG_KMS("HDMI resource init\n"); |
| |
| memset(res, 0, sizeof *res); |
| |
| /* get clocks, power */ |
| res->hdmi = clk_get(dev, "hdmi"); |
| if (IS_ERR_OR_NULL(res->hdmi)) { |
| DRM_ERROR("failed to get clock 'hdmi'\n"); |
| goto fail; |
| } |
| res->sclk_hdmi = clk_get(dev, "sclk_hdmi"); |
| if (IS_ERR_OR_NULL(res->sclk_hdmi)) { |
| DRM_ERROR("failed to get clock 'sclk_hdmi'\n"); |
| goto fail; |
| } |
| res->sclk_pixel = clk_get(dev, "sclk_pixel"); |
| if (IS_ERR_OR_NULL(res->sclk_pixel)) { |
| DRM_ERROR("failed to get clock 'sclk_pixel'\n"); |
| goto fail; |
| } |
| res->sclk_hdmiphy = clk_get(dev, "sclk_hdmiphy"); |
| if (IS_ERR_OR_NULL(res->sclk_hdmiphy)) { |
| DRM_ERROR("failed to get clock 'sclk_hdmiphy'\n"); |
| goto fail; |
| } |
| res->hdmiphy = clk_get(dev, "hdmiphy"); |
| if (IS_ERR_OR_NULL(res->hdmiphy)) { |
| DRM_ERROR("failed to get clock 'hdmiphy'\n"); |
| goto fail; |
| } |
| |
| clk_set_parent(res->sclk_hdmi, res->sclk_pixel); |
| |
| res->regul_bulk = kzalloc(ARRAY_SIZE(supply) * |
| sizeof res->regul_bulk[0], GFP_KERNEL); |
| if (!res->regul_bulk) { |
| DRM_ERROR("failed to get memory for regulators\n"); |
| goto fail; |
| } |
| for (i = 0; i < ARRAY_SIZE(supply); ++i) { |
| res->regul_bulk[i].supply = supply[i]; |
| res->regul_bulk[i].consumer = NULL; |
| } |
| ret = regulator_bulk_get(dev, ARRAY_SIZE(supply), res->regul_bulk); |
| if (ret) { |
| DRM_ERROR("failed to get regulators\n"); |
| goto fail; |
| } |
| res->regul_count = ARRAY_SIZE(supply); |
| |
| return 0; |
| fail: |
| DRM_ERROR("HDMI resource init - failed\n"); |
| return -ENODEV; |
| } |
| |
| static int hdmi_resources_cleanup(struct hdmi_context *hdata) |
| { |
| struct hdmi_resources *res = &hdata->res; |
| |
| regulator_bulk_free(res->regul_count, res->regul_bulk); |
| /* kfree is NULL-safe */ |
| kfree(res->regul_bulk); |
| if (!IS_ERR_OR_NULL(res->hdmiphy)) |
| clk_put(res->hdmiphy); |
| if (!IS_ERR_OR_NULL(res->sclk_hdmiphy)) |
| clk_put(res->sclk_hdmiphy); |
| if (!IS_ERR_OR_NULL(res->sclk_pixel)) |
| clk_put(res->sclk_pixel); |
| if (!IS_ERR_OR_NULL(res->sclk_hdmi)) |
| clk_put(res->sclk_hdmi); |
| if (!IS_ERR_OR_NULL(res->hdmi)) |
| clk_put(res->hdmi); |
| memset(res, 0, sizeof *res); |
| |
| return 0; |
| } |
| |
| static void hdmi_resource_poweron(struct hdmi_context *hdata) |
| { |
| struct hdmi_resources *res = &hdata->res; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| /* turn HDMI power on */ |
| regulator_bulk_enable(res->regul_count, res->regul_bulk); |
| /* power-on hdmi physical interface */ |
| clk_enable(res->hdmiphy); |
| /* turn clocks on */ |
| clk_enable(res->hdmi); |
| clk_enable(res->sclk_hdmi); |
| |
| hdmiphy_conf_reset(hdata); |
| hdmi_conf_reset(hdata); |
| hdmi_conf_init(hdata); |
| |
| } |
| |
| static void hdmi_resource_poweroff(struct hdmi_context *hdata) |
| { |
| struct hdmi_resources *res = &hdata->res; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| /* turn clocks off */ |
| clk_disable(res->sclk_hdmi); |
| clk_disable(res->hdmi); |
| /* power-off hdmiphy */ |
| clk_disable(res->hdmiphy); |
| /* turn HDMI power off */ |
| regulator_bulk_disable(res->regul_count, res->regul_bulk); |
| } |
| |
| static int hdmi_runtime_suspend(struct device *dev) |
| { |
| struct exynos_drm_hdmi_context *ctx = get_hdmi_context(dev); |
| |
| DRM_DEBUG_KMS("%s\n", __func__); |
| |
| hdmi_resource_poweroff((struct hdmi_context *)ctx->ctx); |
| |
| return 0; |
| } |
| |
| static int hdmi_runtime_resume(struct device *dev) |
| { |
| struct exynos_drm_hdmi_context *ctx = get_hdmi_context(dev); |
| |
| DRM_DEBUG_KMS("%s\n", __func__); |
| |
| hdmi_resource_poweron((struct hdmi_context *)ctx->ctx); |
| |
| return 0; |
| } |
| |
| static const struct dev_pm_ops hdmi_pm_ops = { |
| .runtime_suspend = hdmi_runtime_suspend, |
| .runtime_resume = hdmi_runtime_resume, |
| }; |
| |
| static struct i2c_client *hdmi_ddc, *hdmi_hdmiphy; |
| |
| void hdmi_attach_ddc_client(struct i2c_client *ddc) |
| { |
| if (ddc) |
| hdmi_ddc = ddc; |
| } |
| EXPORT_SYMBOL(hdmi_attach_ddc_client); |
| |
| void hdmi_attach_hdmiphy_client(struct i2c_client *hdmiphy) |
| { |
| if (hdmiphy) |
| hdmi_hdmiphy = hdmiphy; |
| } |
| EXPORT_SYMBOL(hdmi_attach_hdmiphy_client); |
| |
| static int __devinit hdmi_probe(struct platform_device *pdev) |
| { |
| struct device *dev = &pdev->dev; |
| struct exynos_drm_hdmi_context *drm_hdmi_ctx; |
| struct hdmi_context *hdata; |
| struct exynos_drm_hdmi_pdata *pdata; |
| struct resource *res; |
| int ret; |
| |
| DRM_DEBUG_KMS("[%d]\n", __LINE__); |
| |
| pdata = pdev->dev.platform_data; |
| if (!pdata) { |
| DRM_ERROR("no platform data specified\n"); |
| return -EINVAL; |
| } |
| |
| drm_hdmi_ctx = kzalloc(sizeof(*drm_hdmi_ctx), GFP_KERNEL); |
| if (!drm_hdmi_ctx) { |
| DRM_ERROR("failed to allocate common hdmi context.\n"); |
| return -ENOMEM; |
| } |
| |
| hdata = kzalloc(sizeof(struct hdmi_context), GFP_KERNEL); |
| if (!hdata) { |
| DRM_ERROR("out of memory\n"); |
| kfree(drm_hdmi_ctx); |
| return -ENOMEM; |
| } |
| |
| drm_hdmi_ctx->ctx = (void *)hdata; |
| hdata->parent_ctx = (void *)drm_hdmi_ctx; |
| |
| platform_set_drvdata(pdev, drm_hdmi_ctx); |
| |
| hdata->default_win = pdata->default_win; |
| hdata->default_timing = &pdata->timing; |
| hdata->default_bpp = pdata->bpp; |
| hdata->dev = dev; |
| |
| ret = hdmi_resources_init(hdata); |
| if (ret) { |
| ret = -EINVAL; |
| goto err_data; |
| } |
| |
| res = platform_get_resource(pdev, IORESOURCE_MEM, 0); |
| if (!res) { |
| DRM_ERROR("failed to find registers\n"); |
| ret = -ENOENT; |
| goto err_resource; |
| } |
| |
| hdata->regs_res = request_mem_region(res->start, resource_size(res), |
| dev_name(dev)); |
| if (!hdata->regs_res) { |
| DRM_ERROR("failed to claim register region\n"); |
| ret = -ENOENT; |
| goto err_resource; |
| } |
| |
| hdata->regs = ioremap(res->start, resource_size(res)); |
| if (!hdata->regs) { |
| DRM_ERROR("failed to map registers\n"); |
| ret = -ENXIO; |
| goto err_req_region; |
| } |
| |
| /* DDC i2c driver */ |
| if (i2c_add_driver(&ddc_driver)) { |
| DRM_ERROR("failed to register ddc i2c driver\n"); |
| ret = -ENOENT; |
| goto err_iomap; |
| } |
| |
| hdata->ddc_port = hdmi_ddc; |
| |
| /* hdmiphy i2c driver */ |
| if (i2c_add_driver(&hdmiphy_driver)) { |
| DRM_ERROR("failed to register hdmiphy i2c driver\n"); |
| ret = -ENOENT; |
| goto err_ddc; |
| } |
| |
| hdata->hdmiphy_port = hdmi_hdmiphy; |
| |
| res = platform_get_resource(pdev, IORESOURCE_IRQ, 0); |
| if (res == NULL) { |
| DRM_ERROR("get interrupt resource failed.\n"); |
| ret = -ENXIO; |
| goto err_hdmiphy; |
| } |
| |
| /* create workqueue and hotplug work */ |
| hdata->wq = alloc_workqueue("exynos-drm-hdmi", |
| WQ_UNBOUND | WQ_NON_REENTRANT, 1); |
| if (hdata->wq == NULL) { |
| DRM_ERROR("Failed to create workqueue.\n"); |
| ret = -ENOMEM; |
| goto err_hdmiphy; |
| } |
| INIT_WORK(&hdata->hotplug_work, hdmi_hotplug_func); |
| |
| /* register hpd interrupt */ |
| ret = request_irq(res->start, hdmi_irq_handler, 0, "drm_hdmi", |
| drm_hdmi_ctx); |
| if (ret) { |
| DRM_ERROR("request interrupt failed.\n"); |
| goto err_workqueue; |
| } |
| hdata->irq = res->start; |
| |
| /* register specific callbacks to common hdmi. */ |
| exynos_drm_display_ops_register(&display_ops); |
| exynos_drm_manager_ops_register(&manager_ops); |
| |
| hdmi_resource_poweron(hdata); |
| |
| return 0; |
| |
| err_workqueue: |
| destroy_workqueue(hdata->wq); |
| err_hdmiphy: |
| i2c_del_driver(&hdmiphy_driver); |
| err_ddc: |
| i2c_del_driver(&ddc_driver); |
| err_iomap: |
| iounmap(hdata->regs); |
| err_req_region: |
| release_mem_region(hdata->regs_res->start, |
| resource_size(hdata->regs_res)); |
| err_resource: |
| hdmi_resources_cleanup(hdata); |
| err_data: |
| kfree(hdata); |
| kfree(drm_hdmi_ctx); |
| return ret; |
| } |
| |
| static int __devexit hdmi_remove(struct platform_device *pdev) |
| { |
| struct exynos_drm_hdmi_context *ctx = platform_get_drvdata(pdev); |
| struct hdmi_context *hdata = (struct hdmi_context *)ctx->ctx; |
| |
| DRM_DEBUG_KMS("[%d] %s\n", __LINE__, __func__); |
| |
| hdmi_resource_poweroff(hdata); |
| |
| disable_irq(hdata->irq); |
| free_irq(hdata->irq, hdata); |
| |
| cancel_work_sync(&hdata->hotplug_work); |
| destroy_workqueue(hdata->wq); |
| |
| hdmi_resources_cleanup(hdata); |
| |
| iounmap(hdata->regs); |
| |
| release_mem_region(hdata->regs_res->start, |
| resource_size(hdata->regs_res)); |
| |
| /* hdmiphy i2c driver */ |
| i2c_del_driver(&hdmiphy_driver); |
| /* DDC i2c driver */ |
| i2c_del_driver(&ddc_driver); |
| |
| kfree(hdata); |
| |
| return 0; |
| } |
| |
| struct platform_driver hdmi_driver = { |
| .probe = hdmi_probe, |
| .remove = __devexit_p(hdmi_remove), |
| .driver = { |
| .name = "exynos4-hdmi", |
| .owner = THIS_MODULE, |
| .pm = &hdmi_pm_ops, |
| }, |
| }; |
| EXPORT_SYMBOL(hdmi_driver); |
| |
| MODULE_AUTHOR("Seung-Woo Kim, <sw0312.kim@samsung.com>"); |
| MODULE_AUTHOR("Inki Dae <inki.dae@samsung.com>"); |
| MODULE_AUTHOR("Joonyoung Shim <jy0922.shim@samsung.com>"); |
| MODULE_DESCRIPTION("Samsung DRM HDMI core Driver"); |
| MODULE_LICENSE("GPL"); |
