| /******************************************************************************* |
| |
| Intel 10 Gigabit PCI Express Linux driver |
| Copyright(c) 1999 - 2013 Intel Corporation. |
| |
| This program is free software; you can redistribute it and/or modify it |
| under the terms and conditions of the GNU General Public License, |
| version 2, as published by the Free Software Foundation. |
| |
| This program is distributed in the hope it will be useful, but WITHOUT |
| ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
| FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for |
| more details. |
| |
| You should have received a copy of the GNU General Public License along with |
| this program; if not, write to the Free Software Foundation, Inc., |
| 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA. |
| |
| The full GNU General Public License is included in this distribution in |
| the file called "COPYING". |
| |
| Contact Information: |
| e1000-devel Mailing List <e1000-devel@lists.sourceforge.net> |
| Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497 |
| |
| *******************************************************************************/ |
| |
| #ifndef _IXGBE_PHY_H_ |
| #define _IXGBE_PHY_H_ |
| |
| #include "ixgbe_type.h" |
| #define IXGBE_I2C_EEPROM_DEV_ADDR 0xA0 |
| #define IXGBE_I2C_EEPROM_DEV_ADDR2 0xA2 |
| |
| /* EEPROM byte offsets */ |
| #define IXGBE_SFF_IDENTIFIER 0x0 |
| #define IXGBE_SFF_IDENTIFIER_SFP 0x3 |
| #define IXGBE_SFF_VENDOR_OUI_BYTE0 0x25 |
| #define IXGBE_SFF_VENDOR_OUI_BYTE1 0x26 |
| #define IXGBE_SFF_VENDOR_OUI_BYTE2 0x27 |
| #define IXGBE_SFF_1GBE_COMP_CODES 0x6 |
| #define IXGBE_SFF_10GBE_COMP_CODES 0x3 |
| #define IXGBE_SFF_CABLE_TECHNOLOGY 0x8 |
| #define IXGBE_SFF_CABLE_SPEC_COMP 0x3C |
| #define IXGBE_SFF_SFF_8472_SWAP 0x5C |
| #define IXGBE_SFF_SFF_8472_COMP 0x5E |
| #define IXGBE_SFF_SFF_8472_OSCB 0x6E |
| #define IXGBE_SFF_SFF_8472_ESCB 0x76 |
| #define IXGBE_SFF_IDENTIFIER_QSFP_PLUS 0xD |
| #define IXGBE_SFF_QSFP_VENDOR_OUI_BYTE0 0xA5 |
| #define IXGBE_SFF_QSFP_VENDOR_OUI_BYTE1 0xA6 |
| #define IXGBE_SFF_QSFP_VENDOR_OUI_BYTE2 0xA7 |
| #define IXGBE_SFF_QSFP_CONNECTOR 0x82 |
| #define IXGBE_SFF_QSFP_10GBE_COMP 0x83 |
| #define IXGBE_SFF_QSFP_1GBE_COMP 0x86 |
| #define IXGBE_SFF_QSFP_CABLE_LENGTH 0x92 |
| #define IXGBE_SFF_QSFP_DEVICE_TECH 0x93 |
| |
| /* Bitmasks */ |
| #define IXGBE_SFF_DA_PASSIVE_CABLE 0x4 |
| #define IXGBE_SFF_DA_ACTIVE_CABLE 0x8 |
| #define IXGBE_SFF_DA_SPEC_ACTIVE_LIMITING 0x4 |
| #define IXGBE_SFF_1GBASESX_CAPABLE 0x1 |
| #define IXGBE_SFF_1GBASELX_CAPABLE 0x2 |
| #define IXGBE_SFF_1GBASET_CAPABLE 0x8 |
| #define IXGBE_SFF_10GBASESR_CAPABLE 0x10 |
| #define IXGBE_SFF_10GBASELR_CAPABLE 0x20 |
| #define IXGBE_SFF_SOFT_RS_SELECT_MASK 0x8 |
| #define IXGBE_SFF_SOFT_RS_SELECT_10G 0x8 |
| #define IXGBE_SFF_SOFT_RS_SELECT_1G 0x0 |
| #define IXGBE_SFF_ADDRESSING_MODE 0x4 |
| #define IXGBE_SFF_QSFP_DA_ACTIVE_CABLE 0x1 |
| #define IXGBE_SFF_QSFP_DA_PASSIVE_CABLE 0x8 |
| #define IXGBE_SFF_QSFP_CONNECTOR_NOT_SEPARABLE 0x23 |
| #define IXGBE_SFF_QSFP_TRANSMITER_850NM_VCSEL 0x0 |
| #define IXGBE_I2C_EEPROM_READ_MASK 0x100 |
| #define IXGBE_I2C_EEPROM_STATUS_MASK 0x3 |
| #define IXGBE_I2C_EEPROM_STATUS_NO_OPERATION 0x0 |
| #define IXGBE_I2C_EEPROM_STATUS_PASS 0x1 |
| #define IXGBE_I2C_EEPROM_STATUS_FAIL 0x2 |
| #define IXGBE_I2C_EEPROM_STATUS_IN_PROGRESS 0x3 |
| |
| /* Flow control defines */ |
| #define IXGBE_TAF_SYM_PAUSE 0x400 |
| #define IXGBE_TAF_ASM_PAUSE 0x800 |
| |
| /* Bit-shift macros */ |
| #define IXGBE_SFF_VENDOR_OUI_BYTE0_SHIFT 24 |
| #define IXGBE_SFF_VENDOR_OUI_BYTE1_SHIFT 16 |
| #define IXGBE_SFF_VENDOR_OUI_BYTE2_SHIFT 8 |
| |
| /* Vendor OUIs: format of OUI is 0x[byte0][byte1][byte2][00] */ |
| #define IXGBE_SFF_VENDOR_OUI_TYCO 0x00407600 |
| #define IXGBE_SFF_VENDOR_OUI_FTL 0x00906500 |
| #define IXGBE_SFF_VENDOR_OUI_AVAGO 0x00176A00 |
| #define IXGBE_SFF_VENDOR_OUI_INTEL 0x001B2100 |
| |
| /* I2C SDA and SCL timing parameters for standard mode */ |
| #define IXGBE_I2C_T_HD_STA 4 |
| #define IXGBE_I2C_T_LOW 5 |
| #define IXGBE_I2C_T_HIGH 4 |
| #define IXGBE_I2C_T_SU_STA 5 |
| #define IXGBE_I2C_T_HD_DATA 5 |
| #define IXGBE_I2C_T_SU_DATA 1 |
| #define IXGBE_I2C_T_RISE 1 |
| #define IXGBE_I2C_T_FALL 1 |
| #define IXGBE_I2C_T_SU_STO 4 |
| #define IXGBE_I2C_T_BUF 5 |
| |
| #define IXGBE_TN_LASI_STATUS_REG 0x9005 |
| #define IXGBE_TN_LASI_STATUS_TEMP_ALARM 0x0008 |
| |
| /* SFP+ SFF-8472 Compliance code */ |
| #define IXGBE_SFF_SFF_8472_UNSUP 0x00 |
| |
| s32 ixgbe_init_phy_ops_generic(struct ixgbe_hw *hw); |
| s32 ixgbe_identify_phy_generic(struct ixgbe_hw *hw); |
| s32 ixgbe_reset_phy_generic(struct ixgbe_hw *hw); |
| s32 ixgbe_read_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr, |
| u32 device_type, u16 *phy_data); |
| s32 ixgbe_write_phy_reg_generic(struct ixgbe_hw *hw, u32 reg_addr, |
| u32 device_type, u16 phy_data); |
| s32 ixgbe_read_phy_reg_mdi(struct ixgbe_hw *hw, u32 reg_addr, |
| u32 device_type, u16 *phy_data); |
| s32 ixgbe_write_phy_reg_mdi(struct ixgbe_hw *hw, u32 reg_addr, |
| u32 device_type, u16 phy_data); |
| s32 ixgbe_setup_phy_link_generic(struct ixgbe_hw *hw); |
| s32 ixgbe_setup_phy_link_speed_generic(struct ixgbe_hw *hw, |
| ixgbe_link_speed speed, |
| bool autoneg_wait_to_complete); |
| s32 ixgbe_get_copper_link_capabilities_generic(struct ixgbe_hw *hw, |
| ixgbe_link_speed *speed, |
| bool *autoneg); |
| |
| /* PHY specific */ |
| s32 ixgbe_check_phy_link_tnx(struct ixgbe_hw *hw, |
| ixgbe_link_speed *speed, |
| bool *link_up); |
| s32 ixgbe_setup_phy_link_tnx(struct ixgbe_hw *hw); |
| s32 ixgbe_get_phy_firmware_version_tnx(struct ixgbe_hw *hw, |
| u16 *firmware_version); |
| s32 ixgbe_get_phy_firmware_version_generic(struct ixgbe_hw *hw, |
| u16 *firmware_version); |
| |
| s32 ixgbe_reset_phy_nl(struct ixgbe_hw *hw); |
| s32 ixgbe_identify_module_generic(struct ixgbe_hw *hw); |
| s32 ixgbe_identify_sfp_module_generic(struct ixgbe_hw *hw); |
| s32 ixgbe_get_sfp_init_sequence_offsets(struct ixgbe_hw *hw, |
| u16 *list_offset, |
| u16 *data_offset); |
| s32 ixgbe_tn_check_overtemp(struct ixgbe_hw *hw); |
| s32 ixgbe_read_i2c_byte_generic(struct ixgbe_hw *hw, u8 byte_offset, |
| u8 dev_addr, u8 *data); |
| s32 ixgbe_write_i2c_byte_generic(struct ixgbe_hw *hw, u8 byte_offset, |
| u8 dev_addr, u8 data); |
| s32 ixgbe_read_i2c_eeprom_generic(struct ixgbe_hw *hw, u8 byte_offset, |
| u8 *eeprom_data); |
| s32 ixgbe_read_i2c_sff8472_generic(struct ixgbe_hw *hw, u8 byte_offset, |
| u8 *sff8472_data); |
| s32 ixgbe_write_i2c_eeprom_generic(struct ixgbe_hw *hw, u8 byte_offset, |
| u8 eeprom_data); |
| #endif /* _IXGBE_PHY_H_ */ |
