arch/alpha/kernel/sys_takara.c - maze/linux - Git at Google

 /*
  *	linux/arch/alpha/kernel/sys_takara.c
  *
  *	Copyright (C) 1995 David A Rusling
  *	Copyright (C) 1996 Jay A Estabrook
  *	Copyright (C) 1998, 1999 Richard Henderson
  *
  * Code supporting the TAKARA.
  */

 #include <linux/kernel.h>
 #include <linux/types.h>
 #include <linux/mm.h>
 #include <linux/sched.h>
 #include <linux/pci.h>
 #include <linux/init.h>

 #include <asm/ptrace.h>
 #include <asm/system.h>
 #include <asm/dma.h>
 #include <asm/irq.h>
 #include <asm/mmu_context.h>
 #include <asm/io.h>
 #include <asm/pgtable.h>
 #include <asm/core_cia.h>
 #include <asm/tlbflush.h>

 #include "proto.h"
 #include "irq_impl.h"
 #include "pci_impl.h"
 #include "machvec_impl.h"
 #include "pc873xx.h"

 /* Note mask bit is true for DISABLED irqs.  */
 static unsigned long cached_irq_mask[2] = { -1, -1 };

 static inline void
 takara_update_irq_hw(unsigned long irq, unsigned long mask)
 {
 	int regaddr;

 	mask = (irq >= 64 ? mask << 16 : mask >> ((irq - 16) & 0x30));
 	regaddr = 0x510 + (((irq - 16) >> 2) & 0x0c);
 	outl(mask & 0xffff0000UL, regaddr);
 }

 static inline void
 takara_enable_irq(unsigned int irq)
 {
 	unsigned long mask;
 	mask = (cached_irq_mask[irq >= 64] &= ~(1UL << (irq & 63)));
 	takara_update_irq_hw(irq, mask);
 }

 static void
 takara_disable_irq(unsigned int irq)
 {
 	unsigned long mask;
 	mask = (cached_irq_mask[irq >= 64] |= 1UL << (irq & 63));
 	takara_update_irq_hw(irq, mask);
 }

 static struct irq_chip takara_irq_type = {
 	.name		= "TAKARA",
 	.unmask		= takara_enable_irq,
 	.mask		= takara_disable_irq,
 	.mask_ack	= takara_disable_irq,
 };

 static void
 takara_device_interrupt(unsigned long vector)
 {
 	unsigned intstatus;

 	/*
 	 * The PALcode will have passed us vectors 0x800 or 0x810,
 	 * which are fairly arbitrary values and serve only to tell
 	 * us whether an interrupt has come in on IRQ0 or IRQ1. If
 	 * it's IRQ1 it's a PCI interrupt; if it's IRQ0, it's
 	 * probably ISA, but PCI interrupts can come through IRQ0
 	 * as well if the interrupt controller isn't in accelerated
 	 * mode.
 	 *
 	 * OTOH, the accelerator thing doesn't seem to be working
 	 * overly well, so what we'll do instead is try directly
 	 * examining the Master Interrupt Register to see if it's a
 	 * PCI interrupt, and if _not_ then we'll pass it on to the
 	 * ISA handler.
 	 */

 	intstatus = inw(0x500) & 15;
 	if (intstatus) {
 		/*
 		 * This is a PCI interrupt. Check each bit and
 		 * despatch an interrupt if it's set.
 		 */

 		if (intstatus & 8) handle_irq(16+3);
 		if (intstatus & 4) handle_irq(16+2);
 		if (intstatus & 2) handle_irq(16+1);
 		if (intstatus & 1) handle_irq(16+0);
 	} else {
 		isa_device_interrupt (vector);
 	}
 }

 static void
 takara_srm_device_interrupt(unsigned long vector)
 {
 	int irq = (vector - 0x800) >> 4;
 	handle_irq(irq);
 }

 static void __init
 takara_init_irq(void)
 {
 	long i;

 	init_i8259a_irqs();

 	if (alpha_using_srm) {
 		alpha_mv.device_interrupt = takara_srm_device_interrupt;
 	} else {
 		unsigned int ctlreg = inl(0x500);

 		/* Return to non-accelerated mode.  */
 		ctlreg &= ~0x8000;
 		outl(ctlreg, 0x500);

 		/* Enable the PCI interrupt register.  */
 		ctlreg = 0x05107c00;
 		outl(ctlreg, 0x500);
 	}

 	for (i = 16; i < 128; i += 16)
 		takara_update_irq_hw(i, -1);

 	for (i = 16; i < 128; ++i) {
 		irq_to_desc(i)->status |= IRQ_LEVEL;
 		set_irq_chip_and_handler(i, &takara_irq_type, handle_level_irq);
 	}

 	common_init_isa_dma();
 }


 /*
  * The Takara has PCI devices 1, 2, and 3 configured to slots 20,
  * 19, and 18 respectively, in the default configuration. They can
  * also be jumpered to slots 8, 7, and 6 respectively, which is fun
  * because the SIO ISA bridge can also be slot 7. However, the SIO
  * doesn't explicitly generate PCI-type interrupts, so we can
  * assign it whatever the hell IRQ we like and it doesn't matter.
  */

 static int __init
 takara_map_irq_srm(struct pci_dev *dev, u8 slot, u8 pin)
 {
 	static char irq_tab[15][5] __initdata = {
 		{ 16+3, 16+3, 16+3, 16+3, 16+3},   /* slot  6 == device 3 */
 		{ 16+2, 16+2, 16+2, 16+2, 16+2},   /* slot  7 == device 2 */
 		{ 16+1, 16+1, 16+1, 16+1, 16+1},   /* slot  8 == device 1 */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot  9 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 10 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 11 == nothing */
 		/* These are behind the bridges.  */
 		{   12,   12,   13,   14,   15},   /* slot 12 == nothing */
 		{    8,    8,    9,   19,   11},   /* slot 13 == nothing */
 		{    4,    4,    5,    6,    7},   /* slot 14 == nothing */
 		{    0,    0,    1,    2,    3},   /* slot 15 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 16 == nothing */
 		{64+ 0, 64+0, 64+1, 64+2, 64+3},   /* slot 17= device 4 */
 		{48+ 0, 48+0, 48+1, 48+2, 48+3},   /* slot 18= device 3 */
 		{32+ 0, 32+0, 32+1, 32+2, 32+3},   /* slot 19= device 2 */
 		{16+ 0, 16+0, 16+1, 16+2, 16+3},   /* slot 20= device 1 */
 	};
 	const long min_idsel = 6, max_idsel = 20, irqs_per_slot = 5;
         int irq = COMMON_TABLE_LOOKUP;
 	if (irq >= 0 && irq < 16) {
 		/* Guess that we are behind a bridge.  */
 		unsigned int busslot = PCI_SLOT(dev->bus->self->devfn);
 		irq += irq_tab[busslot-min_idsel][0];
 	}
 	return irq;
 }

 static int __init
 takara_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
 {
 	static char irq_tab[15][5] __initdata = {
 		{ 16+3, 16+3, 16+3, 16+3, 16+3},   /* slot  6 == device 3 */
 		{ 16+2, 16+2, 16+2, 16+2, 16+2},   /* slot  7 == device 2 */
 		{ 16+1, 16+1, 16+1, 16+1, 16+1},   /* slot  8 == device 1 */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot  9 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 10 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 11 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 12 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 13 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 14 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 15 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 16 == nothing */
 		{   -1,   -1,   -1,   -1,   -1},   /* slot 17 == nothing */
 		{ 16+3, 16+3, 16+3, 16+3, 16+3},   /* slot 18 == device 3 */
 		{ 16+2, 16+2, 16+2, 16+2, 16+2},   /* slot 19 == device 2 */
 		{ 16+1, 16+1, 16+1, 16+1, 16+1},   /* slot 20 == device 1 */
 	};
 	const long min_idsel = 6, max_idsel = 20, irqs_per_slot = 5;
 	return COMMON_TABLE_LOOKUP;
 }

 static u8 __init
 takara_swizzle(struct pci_dev *dev, u8 *pinp)
 {
 	int slot = PCI_SLOT(dev->devfn);
 	int pin = *pinp;
 	unsigned int ctlreg = inl(0x500);
 	unsigned int busslot;

 	if (!dev->bus->self)
 		return slot;

 	busslot = PCI_SLOT(dev->bus->self->devfn);
 	/* Check for built-in bridges.  */
 	if (dev->bus->number != 0
 	    && busslot > 16
 	    && ((1<<(36-busslot)) & ctlreg)) {
 		if (pin == 1)
 			pin += (20 - busslot);
 		else {
 			printk(KERN_WARNING "takara_swizzle: can only "
 			       "handle cards with INTA IRQ pin.\n");
 		}
 	} else {
 		/* Must be a card-based bridge.  */
 		printk(KERN_WARNING "takara_swizzle: cannot handle "
 		       "card-bridge behind builtin bridge yet.\n");
 	}

 	*pinp = pin;
 	return slot;
 }

 static void __init
 takara_init_pci(void)
 {
 	if (alpha_using_srm)
 		alpha_mv.pci_map_irq = takara_map_irq_srm;

 	cia_init_pci();

 	if (pc873xx_probe() == -1) {
 		printk(KERN_ERR "Probing for PC873xx Super IO chip failed.\n");
 	} else {
 		printk(KERN_INFO "Found %s Super IO chip at 0x%x\n",
 			pc873xx_get_model(), pc873xx_get_base());
 		pc873xx_enable_ide();
 	}
 }


 /*
  * The System Vector
  */

 struct alpha_machine_vector takara_mv __initmv = {
 	.vector_name		= "Takara",
 	DO_EV5_MMU,
 	DO_DEFAULT_RTC,
 	DO_CIA_IO,
 	.machine_check		= cia_machine_check,
 	.max_isa_dma_address	= ALPHA_MAX_ISA_DMA_ADDRESS,
 	.min_io_address		= DEFAULT_IO_BASE,
 	.min_mem_address	= CIA_DEFAULT_MEM_BASE,

 	.nr_irqs		= 128,
 	.device_interrupt	= takara_device_interrupt,

 	.init_arch		= cia_init_arch,
 	.init_irq		= takara_init_irq,
 	.init_rtc		= common_init_rtc,
 	.init_pci		= takara_init_pci,
 	.kill_arch		= cia_kill_arch,
 	.pci_map_irq		= takara_map_irq,
 	.pci_swizzle		= takara_swizzle,
 };
 ALIAS_MV(takara)
	/*
	* linux/arch/alpha/kernel/sys_takara.c
	*
	* Copyright (C) 1995 David A Rusling
	* Copyright (C) 1996 Jay A Estabrook
	* Copyright (C) 1998, 1999 Richard Henderson
	*
	* Code supporting the TAKARA.
	*/

	#include <linux/kernel.h>
	#include <linux/types.h>
	#include <linux/mm.h>
	#include <linux/sched.h>
	#include <linux/pci.h>
	#include <linux/init.h>

	#include <asm/ptrace.h>
	#include <asm/system.h>
	#include <asm/dma.h>
	#include <asm/irq.h>
	#include <asm/mmu_context.h>
	#include <asm/io.h>
	#include <asm/pgtable.h>
	#include <asm/core_cia.h>
	#include <asm/tlbflush.h>

	#include "proto.h"
	#include "irq_impl.h"
	#include "pci_impl.h"
	#include "machvec_impl.h"
	#include "pc873xx.h"

	/* Note mask bit is true for DISABLED irqs. */
	static unsigned long cached_irq_mask[2] = { -1, -1 };

	static inline void
	takara_update_irq_hw(unsigned long irq, unsigned long mask)
	{
	int regaddr;

	mask = (irq >= 64 ? mask << 16 : mask >> ((irq - 16) & 0x30));
	regaddr = 0x510 + (((irq - 16) >> 2) & 0x0c);
	outl(mask & 0xffff0000UL, regaddr);
	}

	static inline void
	takara_enable_irq(unsigned int irq)
	{
	unsigned long mask;
	mask = (cached_irq_mask[irq >= 64] &= ~(1UL << (irq & 63)));
	takara_update_irq_hw(irq, mask);
	}

	static void
	takara_disable_irq(unsigned int irq)
	{
	unsigned long mask;
	mask = (cached_irq_mask[irq >= 64] \|= 1UL << (irq & 63));
	takara_update_irq_hw(irq, mask);
	}

	static struct irq_chip takara_irq_type = {
	.name = "TAKARA",
	.unmask = takara_enable_irq,
	.mask = takara_disable_irq,
	.mask_ack = takara_disable_irq,
	};

	static void
	takara_device_interrupt(unsigned long vector)
	{
	unsigned intstatus;

	/*
	* The PALcode will have passed us vectors 0x800 or 0x810,
	* which are fairly arbitrary values and serve only to tell
	* us whether an interrupt has come in on IRQ0 or IRQ1. If
	* it's IRQ1 it's a PCI interrupt; if it's IRQ0, it's
	* probably ISA, but PCI interrupts can come through IRQ0
	* as well if the interrupt controller isn't in accelerated
	* mode.
	*
	* OTOH, the accelerator thing doesn't seem to be working
	* overly well, so what we'll do instead is try directly
	* examining the Master Interrupt Register to see if it's a
	* PCI interrupt, and if _not_ then we'll pass it on to the
	* ISA handler.
	*/

	intstatus = inw(0x500) & 15;
	if (intstatus) {
	/*
	* This is a PCI interrupt. Check each bit and
	* despatch an interrupt if it's set.
	*/

	if (intstatus & 8) handle_irq(16+3);
	if (intstatus & 4) handle_irq(16+2);
	if (intstatus & 2) handle_irq(16+1);
	if (intstatus & 1) handle_irq(16+0);
	} else {
	isa_device_interrupt (vector);
	}
	}

	static void
	takara_srm_device_interrupt(unsigned long vector)
	{
	int irq = (vector - 0x800) >> 4;
	handle_irq(irq);
	}

	static void __init
	takara_init_irq(void)
	{
	long i;

	init_i8259a_irqs();

	if (alpha_using_srm) {
	alpha_mv.device_interrupt = takara_srm_device_interrupt;
	} else {
	unsigned int ctlreg = inl(0x500);

	/* Return to non-accelerated mode. */
	ctlreg &= ~0x8000;
	outl(ctlreg, 0x500);

	/* Enable the PCI interrupt register. */
	ctlreg = 0x05107c00;
	outl(ctlreg, 0x500);
	}

	for (i = 16; i < 128; i += 16)
	takara_update_irq_hw(i, -1);

	for (i = 16; i < 128; ++i) {
	irq_to_desc(i)->status \|= IRQ_LEVEL;
	set_irq_chip_and_handler(i, &takara_irq_type, handle_level_irq);
	}

	common_init_isa_dma();
	}


	/*
	* The Takara has PCI devices 1, 2, and 3 configured to slots 20,
	* 19, and 18 respectively, in the default configuration. They can
	* also be jumpered to slots 8, 7, and 6 respectively, which is fun
	* because the SIO ISA bridge can also be slot 7. However, the SIO
	* doesn't explicitly generate PCI-type interrupts, so we can
	* assign it whatever the hell IRQ we like and it doesn't matter.
	*/

	static int __init
	takara_map_irq_srm(struct pci_dev *dev, u8 slot, u8 pin)
	{
	static char irq_tab[15][5] __initdata = {
	{ 16+3, 16+3, 16+3, 16+3, 16+3}, /* slot 6 == device 3 */
	{ 16+2, 16+2, 16+2, 16+2, 16+2}, /* slot 7 == device 2 */
	{ 16+1, 16+1, 16+1, 16+1, 16+1}, /* slot 8 == device 1 */
	{ -1, -1, -1, -1, -1}, /* slot 9 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 10 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 11 == nothing */
	/* These are behind the bridges. */
	{ 12, 12, 13, 14, 15}, /* slot 12 == nothing */
	{ 8, 8, 9, 19, 11}, /* slot 13 == nothing */
	{ 4, 4, 5, 6, 7}, /* slot 14 == nothing */
	{ 0, 0, 1, 2, 3}, /* slot 15 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 16 == nothing */
	{64+ 0, 64+0, 64+1, 64+2, 64+3}, /* slot 17= device 4 */
	{48+ 0, 48+0, 48+1, 48+2, 48+3}, /* slot 18= device 3 */
	{32+ 0, 32+0, 32+1, 32+2, 32+3}, /* slot 19= device 2 */
	{16+ 0, 16+0, 16+1, 16+2, 16+3}, /* slot 20= device 1 */
	};
	const long min_idsel = 6, max_idsel = 20, irqs_per_slot = 5;
	int irq = COMMON_TABLE_LOOKUP;
	if (irq >= 0 && irq < 16) {
	/* Guess that we are behind a bridge. */
	unsigned int busslot = PCI_SLOT(dev->bus->self->devfn);
	irq += irq_tab[busslot-min_idsel][0];
	}
	return irq;
	}

	static int __init
	takara_map_irq(struct pci_dev *dev, u8 slot, u8 pin)
	{
	static char irq_tab[15][5] __initdata = {
	{ 16+3, 16+3, 16+3, 16+3, 16+3}, /* slot 6 == device 3 */
	{ 16+2, 16+2, 16+2, 16+2, 16+2}, /* slot 7 == device 2 */
	{ 16+1, 16+1, 16+1, 16+1, 16+1}, /* slot 8 == device 1 */
	{ -1, -1, -1, -1, -1}, /* slot 9 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 10 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 11 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 12 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 13 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 14 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 15 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 16 == nothing */
	{ -1, -1, -1, -1, -1}, /* slot 17 == nothing */
	{ 16+3, 16+3, 16+3, 16+3, 16+3}, /* slot 18 == device 3 */
	{ 16+2, 16+2, 16+2, 16+2, 16+2}, /* slot 19 == device 2 */
	{ 16+1, 16+1, 16+1, 16+1, 16+1}, /* slot 20 == device 1 */
	};
	const long min_idsel = 6, max_idsel = 20, irqs_per_slot = 5;
	return COMMON_TABLE_LOOKUP;
	}

	static u8 __init
	takara_swizzle(struct pci_dev dev, u8 pinp)
	{
	int slot = PCI_SLOT(dev->devfn);
	int pin = *pinp;
	unsigned int ctlreg = inl(0x500);
	unsigned int busslot;

	if (!dev->bus->self)
	return slot;

	busslot = PCI_SLOT(dev->bus->self->devfn);
	/* Check for built-in bridges. */
	if (dev->bus->number != 0
	&& busslot > 16
	&& ((1<<(36-busslot)) & ctlreg)) {
	if (pin == 1)
	pin += (20 - busslot);
	else {
	printk(KERN_WARNING "takara_swizzle: can only "
	"handle cards with INTA IRQ pin.\n");
	}
	} else {
	/* Must be a card-based bridge. */
	printk(KERN_WARNING "takara_swizzle: cannot handle "
	"card-bridge behind builtin bridge yet.\n");
	}

	*pinp = pin;
	return slot;
	}

	static void __init
	takara_init_pci(void)
	{
	if (alpha_using_srm)
	alpha_mv.pci_map_irq = takara_map_irq_srm;

	cia_init_pci();

	if (pc873xx_probe() == -1) {
	printk(KERN_ERR "Probing for PC873xx Super IO chip failed.\n");
	} else {
	printk(KERN_INFO "Found %s Super IO chip at 0x%x\n",
	pc873xx_get_model(), pc873xx_get_base());
	pc873xx_enable_ide();
	}
	}


	/*
	* The System Vector
	*/

	struct alpha_machine_vector takara_mv __initmv = {
	.vector_name = "Takara",
	DO_EV5_MMU,
	DO_DEFAULT_RTC,
	DO_CIA_IO,
	.machine_check = cia_machine_check,
	.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
	.min_io_address = DEFAULT_IO_BASE,
	.min_mem_address = CIA_DEFAULT_MEM_BASE,

	.nr_irqs = 128,
	.device_interrupt = takara_device_interrupt,

	.init_arch = cia_init_arch,
	.init_irq = takara_init_irq,
	.init_rtc = common_init_rtc,
	.init_pci = takara_init_pci,
	.kill_arch = cia_kill_arch,
	.pci_map_irq = takara_map_irq,
	.pci_swizzle = takara_swizzle,
	};
	ALIAS_MV(takara)