Google Git
Sign in
googlers / maze / linux / adf9904dc774f23f04a5425f0198483ea61f878b / arch / powerpc / kernel / power5-pmu.c
  1. 81cd5ae powerpc: perf_event: Enable SDAR in continous sample mode by Anton Blanchard · 15 years ago
  2. cdd6c48 perf: Do the big rename: Performance Counters -> Performance Events by Ingo Molnar · 15 years ago
  3. e0d82a0 perf_counter/powerpc: Check oprofile_cpu_type for NULL before using it by Benjamin Herrenschmidt · 16 years ago
  4. 079b3c5 perf_counter: powerpc: Change how processor-specific back-ends get selected by Paul Mackerras · 16 years ago
  5. 448d64f perf_counter: powerpc: Use unsigned long for register and constraint values by Paul Mackerras · 16 years ago
  6. 8be6e8f perf_counter: Rename L2 to LL cache by Peter Zijlstra · 16 years ago
  7. f4dbfa8 perf_counter: Standardize event names by Peter Zijlstra · 16 years ago
  8. 106b506 perf_counter: powerpc: Implement generalized cache events for POWER processors by Paul Mackerras · 16 years ago
  9. 6984efb perf_counter: powerpc: Fix event alternative code generation on POWER5/5+ by Paul Mackerras · 16 years ago
  10. ef92321 perf_counter: powerpc: use u64 for event codes internally by Paul Mackerras · 16 years ago
  11. ab7ef2e perf_counter: powerpc: allow use of limited-function counters by Paul Mackerras · 16 years ago
  12. f708223 perf_counter: powerpc: set sample enable bit for marked instruction events by Paul Mackerras · 16 years ago
  13. 742bd95 perfcounters/powerpc: Add support for POWER5 processors by Paul Mackerras · 16 years ago